Abstract-LEDs are rapidly emerging as the dominant light source. As such, the lighting industry values power converters with high efficiency, unity power factor, minimal flicker, dimming, low cost, and small form factor. This paper presents an integrated circuit (IC) LED driver that is designed to achieve these goals. It also introduces multilevel converters with sigma delta modulation to the power IC space. The circuit features a pair of sigma delta controlled multilevel converters. The first is a multilevel rectifier responsible for power factor correction (PFC) and dimming. The second is a multilevel inverter used to cancel AC power ripple from the DC bus. The system also contains an output stage that powers the LEDs with DC and provides for galvanic isolation.
I. INTRODUCTION
Solid-state lighting is recognized for its efficiency, reliability, and environmental benefits. The combination of efficiency and life span makes LEDs the most economic choice for lighting. As such, it is important that the LED driver be equally inexpensive, efficient, and reliable.
There are several notable challenges in driving LEDs [1] . First, LEDs have an exponential current-voltage relationship, requiring drivers to employ precise current control. Second, LEDs have a fast luminous response to power, and AC power ripple may lead to LED flicker [2] . Flicker can have an adverse effect on human health, and so the driver must have a means of reducing power ripple at the LEDs. Finally, LEDs fail at high temperature and require careful thermal management. For safety considerations, the heat sink must be galvanically isolated from the power train. Providing a means to galvanically isolate the LEDs allows the LEDs to be directly mounted on the heat sink. Thus, galvanic isolation of the LEDs is a desired circuit function.
This work introduces multilevel circuit methods to the LED driver space with one aim to reduce volumetric requirements for passive elements. Since multilevel circuits involve many active devices, integrated circuit (IC) technology is a convenient means of producing an efficient low-cost LED driver with small form factor. IC applications often revolve around integrating full systems onto a single chip. However, many silicon processes have device voltage limitations that would present a challenge for the design of fully integrated power systems. As such, it is natural to develop the driver using a multilevel topology so as to reduce voltage stress on each individual power switch. Overall performance may be evaluated with techniques developed in the switched capacitor design frameworks [3] , [4] .
Multilevel inverters have become popular in the last decade as a means to utilize lower voltage solid-state switches in high voltage applications [5] . As previously mentioned, they have the advantage of reducing switch stress by distributing high voltage over multiple switches. Multilevel inverters also have the ability to output one of several voltage levels, thus allowing for greatly reduced harmonic content compared to the standard two-level inverter. Various multilevel inverter topologies have been proposed, such as the diode-clamped [6] , capacitorclamped [7] , and cascaded topologies [8] . Several multilevel inverter topologies can be simplified to function as rectifiers, such as the Vienna rectifier [9] .
In this work, the multilevel circuit function is used in two positions, one to provide PFC rectification, and a second to provide bidirectional power flow for ripple cancellation. The generalized multilevel topology [10] is chosen because it addresses both of these functions and admits a fairly regular gate drive pattern. Other choices may very well be advantageous in optimizing die area.
Several control strategies exist for inverters and active rectifiers. Popular methods include sinusoidal PWM, space vector modulation [11] , and selective harmonic elimination [12] . This work uses sigma delta modulation [13] because of its ability to cancel harmonics and its simplicity for singlephase input power.
Previous works have detailed the construction of diode or capacitor clamped multilevel inverters [6] , [7] , but very few have built a generalized multilevel converter. Sigma delta control for multilevel inverters has been simulated in other papers [13] - [17] but has seldom been put to practice, especially in rectification. Most importantly, this research introduces multilevel converters to the power IC space. DC-DC circuits such as the switched capacitor (SC) circuit have had the recent spotlight in the emerging field of power ICs [3] , [4] , [18] , [19] . However, this research is one of the first to build a fully integrated multilevel converter, thus introducing a number of engineering benefits and challenges to the fields of multilevel converters and power ICs. Block diagram of the multilevel converter with power factor correction (PFC), ripple cancellation (RC), and switched capacitor (SC) converter.
II. FULL SYSTEM ARCHITECTURE
The full system in Fig. 2 contains an input power factor correction (PFC) rectifier, a ripple cancellation circuit, a DC capacitor bus, a switched capacitor (SC) converter, and an output stage. The PFC rectifier converts the AC line voltage to DC with low harmonic current injection, and provides for current regulation and dimming. The ripple cancellation circuit cancels ripple on the DC capacitor bus. The SC DC-DC converter down-converts the DC bus voltage. Finally, the output stage contains a small transformer to provide for galvanic isolation.
III. MULTILEVEL TOPOLOGY FOR PFC AND RIPPLE CANCELLATION MODULE
The power factor correction (PFC) rectifier and ripple cancellation use a generalized multilevel topology, as shown in Fig. 1 . Each switching column contains transistors that switch synchronously and alternate in complementary pairs. By switching the various columns high or low, the inverter node can be connected to any of the five DC levels. This topology is bidirectional, allowing the circuit to be configured as a rectifier or inverter for PFC and ripple cancellation respectively. It can also self-balance the DC capacitor bus such that the voltages across the DC capacitors are equal [10] .
The power factor correction (PFC) rectifier functions to enforce unity power factor and control the input power. As shown in Fig. 1a , the PFC rectifier can control the voltage at the inverter node. In this way, the PFC rectifier can set the voltage across the input inductor, and thus control the input current. Fine control over the input current enables harmonic reduction and allows for dimming via current control.
A 60 Hz input current in phase with a 60 Hz input voltage will generate 120 Hz input power. If this power ripple is not canceled, the LEDs will flicker at 120 Hz. Passive ripple cancellation is possible with large electrolytic capacitors on the DC bus. However, the use of electrolytics will increase the size and decrease the life span of the LED driver.
The ripple cancellation module functions to actively cancel ripple from the DC capacitor bus, thus greatly reducing the required DC capacitor size and obviating the need for electrolytics. The ripple cancellation circuit is able to send energy from the DC capacitor bus to the storage capacitor by precisely swinging the storage capacitor voltage.
IV. SIGMA DELTA CONTROL
The multilevel converters in the power factor correction (PFC) and ripple cancellation modules are controlled via sigma delta modulation. In this context, the multilevel converter behaves like a quantizer since it can only set the inverter node to one of several quantized levels. Like any quantizer, the multilevel converter produces quantization noise. Sigma delta modulation invokes closed loop control to push the quantization noise to higher frequencies, after which it can easily be filtered out [20] . Intuitively, the output of the sigma delta modulator will attempt to best approximate the input.
As a control scheme, sigma delta modulation has the distinct advantage of simplicity. Fig. 3b suggests that a simple first-order sigma delta control loop could be implemented with a single integrating op-amp. sigma delta modulation also has the advantages of closed-loop robustness and stability, assuming that the loop is properly designed. Finally, the quantization behavior of the multilevel converter causes sigma delta modulation to simply be the natural and most convenient control scheme. PWM is rather difficult and complicated for multilevel converters because a triangle wave must be generated between each level. Techniques such as space vector modulation, and selective harmonic elimination all require complicated (and often digital) control.
The power factor correction (PFC) rectifier uses a sigma delta loop to set the line current to best approximate a reference current waveform. As shown in Fig. 3a , the reference waveform is nominally sinusoidal and in-phase with the line voltage. Sigma delta control is especially useful because its ability to shape quantization noise is necessary for meeting the line current harmonic specs.
The control loop design in Fig. 3a allows for the adjustment of the integral gain k i and the proportional gain k p . It is often reasonable to set
where the quantizer is clocked at frequency f s , and its quantization levels step by at the output and at the input [15] , [16] . If K >> 1, the quantizer may attempt to switch by more than one level at a time. If K << 1, the quantizer output may experience dead zones in which it does not switch when it should. After f s and k i are selected, k p can be chosen to help shape the quantization noise curve.
The ripple cancellation module uses sigma delta modulation to swing the storage capacitor voltage such that the power ripple is cancelled from the DC bus. The reference waveform for the storage capacitor voltage is developed by a conservation of energy approach. The waveform is developed from: for line voltage V sin(! 0 t), line current I sin(! 0 t), and storage capacitance C RC . V max and V min are the maximum and minimum voltage levels for the storage capacitor voltage.
In this work, the ripple cancellation module relies on openloop control with a look-up table parameterized by dimming level command, eg. power level. Each waveform stored in the look-up table corresponds to one half-period of data. The data is actually the modulation waveform, generated with a system as indicated in Fig. 3b . In practice, the waveform is triggered by the line voltage zero crossing.
V. SWITCHED CAPACITOR LADDER AND OUTPUT STAGE
As shown in Fig. 4 , power is provided to the LEDs through the output stage, which consists of a switched capacitor (SC) ladder and an output transformer. The 4:1 SC ladder functions to step the voltage from 180V to 45V. Another benefit of an SC ladder is that it facilitates in balancing the charge on the DC capacitor bus, which is crucial for correct operation of the power factor correction (PFC) and ripple cancellation modules.
Each of the flying nodes in the SC ladder are connected to a small isolation transformer. This transformer has four primary windings and one secondary, each having the same number of turns. The transformer is useful in galvanically isolating the LEDs from the high voltage circuits. In addition, it facilitates with balancing the DC capacitor charge and allows the SC ladder to switch at a relatively low frequency of 50 kHz. Finally, the transformer provides soft switching to the SC ladder via its leakage and magnetizing inductance. This transformer is not designed to store energy, and so it can be substantially smaller than that of an equivalent flyback converter.
VI. EXPERIMENTAL RESULTS
The full system from Fig. 2 has been simulated, experimentally tested, and verified. A prototype IC, shown in Fig. 6 , was designed and fabricated using on an Analog-Bipolar-CMOS-DMOS (ABCD) high voltage process. The test board in Fig. 7 is implemented on a 2-layer PCB and the system is controlled via off-chip components and a Xilinx Spartan-3 FPGA. These off-chip functions can be readily integrated on a subsequent design turn, and require very small die area. Table I shows a full list of required external components (not including the pair of multilevel converter chips).
The waveforms in Fig. 5 demonstrate functionality. The PLECS simulation waveforms shown in Figs. 5a and 5b can be compared to the experimental scope waveforms, shown in Figs. 5c and 5d. Figs. 5a and 5c show that the power factor correction (PFC) rectifier can limit harmonics on line current (green) and ensure that it is in phase with the line voltage (yellow). The PFC inverter node (blue) of the PFC is shown to utilize all four levels. Figs. 5b and 5d show that the ripple cancellation module can cancel AC ripple from the DC capacitor bus. Swinging the storage capacitor voltage (purple) allows the DC voltage at level 4 (green) to be almost entirely devoid of ripple. The ripple cancellation module inverter node (blue) only utilizes three of the DC levels, implying that the size of the storage capacitor could be reduced. Fig. 8 shows how the efficiency varies over input voltage and current. Fig. 9 shows a loss analysis comparison between the model and measured data. For the lower input voltages, the modeled loss (multicolored bar) can be compared with the actual measured loss (dark blue bar). The test part did not function at full rated voltage, but was testable to approximately half of rated voltage. The measured losses were well modeled, though slightly higher than predicted in modeling. 
VII. CONCLUSION
This paper documents the design, fabrication, and testing of an IC LED driver based on a multilevel topology. The multilevel power factor correction rectifier converts AC to DC, cancels line current harmonics, and controls the input power. The multilevel ripple cancellation module swings the voltage on a storage capacitor in order to cancel ripple from the DC capacitor bus. Both modules are controlled via sigma delta modulation.
While multilevel converters are practical for high voltage electronics, they also have the potential to be practical in the IC space. A multilevel topology can be particularly useful for expanding the capabilities of any IC process that has devices with a relatively low drain-source breakdown voltage (V DS,max ). With careful and robust design, integrated multilevel converters can show great promise for lighting and household electronics. Unfortunately, measured loss data doesn't exist for the higher voltages, but the loss model can somewhat provide a projection of how the system would perform. The model and data correspond to operation at close to 80 mA input current.
